Skip to main navigation Skip to search Skip to main content

Data Rate Reconfigurable PG Design for Low Power FPGA

Project: Research

Project Details

StatusFinished
Effective start/end date07/1/01 → 06/30/04

Funding

  • University of Rochester: $30,619.00