Area, throughput, and power trade-offs for FPGA- and ASIC-based execution stream compression

An emerging trend in safety-critical computer system design is the use of compression-for example, using cyclic redundancy check (CRC) or Fletcher checksum (FC)- to reduce the state that must be compared to verify correct redundant execution. We examine the costs and performance of CRC and FC as compression algorithms when implemented in hardware for embedded safety-critical systems. Todo so, wehave developed parameterizable hardware-generation tools targeting CRC and two novel FC implementations. We evaluate the resulting designs implemented for FPGA and ASIC and analyze their efficiency. While CRC is often best, FC dominates when high throughput is needed.