Design of an RSFQ Microprocessor

Paul Bunyk; Vasili K. Semenov

doi:10.1109/77.403303

Design of an RSFQ Microprocessor

Paul Bunyk
, Vasili K. Semenov

Physics and Astronomy

Stony Brook University

Research output: Contribution to journal › Article › peer-review

7 Scopus citations

Abstract

We are discussing a general-purpose microprocessor architecture that is suitable for implementation using the Rapid Single-Flux-Quantum (RSFQ) family of logic-memory circuits. While the microprocessor provides a functionally complete RISC instruction set with 16-bit words, a bit-serial self-timed approach makes it simple enough to be fabricated using the current Josephson junction technology. Our plans are to design, fabricate and test a completely operational prototype of this system.

Original language	English
Pages (from-to)	3325-3328
Number of pages	4
Journal	IEEE Transactions on Applied Superconductivity
Volume	5
Issue number	2
DOIs	https://doi.org/10.1109/77.403303
State	Published - Jun 1995

Access to Document

10.1109/77.403303

Cite this

@article{eae0af8611df467fa42b4ce38792a4ff,

title = "Design of an RSFQ Microprocessor",

abstract = "We are discussing a general-purpose microprocessor architecture that is suitable for implementation using the Rapid Single-Flux-Quantum (RSFQ) family of logic-memory circuits. While the microprocessor provides a functionally complete RISC instruction set with 16-bit words, a bit-serial self-timed approach makes it simple enough to be fabricated using the current Josephson junction technology. Our plans are to design, fabricate and test a completely operational prototype of this system.",

author = "Paul Bunyk and Semenov, \{Vasili K.\}",

year = "1995",

month = jun,

doi = "10.1109/77.403303",

language = "English",

volume = "5",

pages = "3325--3328",

journal = "IEEE Transactions on Applied Superconductivity",

issn = "1051-8223",

number = "2",

}

TY - JOUR

T1 - Design of an RSFQ Microprocessor

AU - Bunyk, Paul

AU - Semenov, Vasili K.

PY - 1995/6

Y1 - 1995/6

N2 - We are discussing a general-purpose microprocessor architecture that is suitable for implementation using the Rapid Single-Flux-Quantum (RSFQ) family of logic-memory circuits. While the microprocessor provides a functionally complete RISC instruction set with 16-bit words, a bit-serial self-timed approach makes it simple enough to be fabricated using the current Josephson junction technology. Our plans are to design, fabricate and test a completely operational prototype of this system.

AB - We are discussing a general-purpose microprocessor architecture that is suitable for implementation using the Rapid Single-Flux-Quantum (RSFQ) family of logic-memory circuits. While the microprocessor provides a functionally complete RISC instruction set with 16-bit words, a bit-serial self-timed approach makes it simple enough to be fabricated using the current Josephson junction technology. Our plans are to design, fabricate and test a completely operational prototype of this system.

UR - https://www.scopus.com/pages/publications/0029326662

U2 - 10.1109/77.403303

DO - 10.1109/77.403303

M3 - Article

AN - SCOPUS:0029326662

SN - 1051-8223

VL - 5

SP - 3325

EP - 3328

JO - IEEE Transactions on Applied Superconductivity

JF - IEEE Transactions on Applied Superconductivity

IS - 2

ER -

Design of an RSFQ Microprocessor

Abstract

Access to Document

Other files and links

Fingerprint

Cite this