Hierarchical performance optimization for synthesis of linear analog systems

Alex Doboli; Ranga Vemuri

doi:10.1109/iscas.2001.922077

Hierarchical performance optimization for synthesis of linear analog systems

Alex Doboli
, Ranga Vemuri

Electrical Engineering

University of Cincinnati

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

This paper presents a hierarchical performance optimization method for high level synthesis of analog systems. The goal is to minimize silicon area while meeting design constraints i.e. AC behavior, op amp gains, slew-rate, power etc. The technique is organized as two successive steps: (1) gain distribution for assigning gains to circuits; and (2) actual performance optimization for finding design parameters that minimize area, realize the assigned circuit gains and meet imposed design constraints. Our experiments show that the proposed method successfully synthesizes analog designs such as filters or communication systems in a reasonable length of time.

Original language	English
Title of host publication	ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Publisher	IEEE Computer Society
Pages	431-434
Number of pages	4
ISBN (Print)	0780366859, 9780780366855
DOIs	https://doi.org/10.1109/iscas.2001.922077
State	Published - 2001
Event	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 - Sydney, NSW, Australia Duration: May 6 2001 → May 9 2001

Publication series

Name	ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings
Volume	5

Conference

Conference	2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001
Country/Territory	Australia
City	Sydney, NSW
Period	05/6/01 → 05/9/01

Access to Document

10.1109/iscas.2001.922077

Cite this

Doboli, A., & Vemuri, R. (2001). Hierarchical performance optimization for synthesis of linear analog systems. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings (pp. 431-434). Article 922077 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 5). IEEE Computer Society. https://doi.org/10.1109/iscas.2001.922077

@inproceedings{5a51e7bb845f42a2b854587399b6d569,

title = "Hierarchical performance optimization for synthesis of linear analog systems",

abstract = "This paper presents a hierarchical performance optimization method for high level synthesis of analog systems. The goal is to minimize silicon area while meeting design constraints i.e. AC behavior, op amp gains, slew-rate, power etc. The technique is organized as two successive steps: (1) gain distribution for assigning gains to circuits; and (2) actual performance optimization for finding design parameters that minimize area, realize the assigned circuit gains and meet imposed design constraints. Our experiments show that the proposed method successfully synthesizes analog designs such as filters or communication systems in a reasonable length of time.",

author = "Alex Doboli and Ranga Vemuri",

year = "2001",

doi = "10.1109/iscas.2001.922077",

language = "English",

isbn = "0780366859",

series = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

publisher = "IEEE Computer Society",

pages = "431--434",

booktitle = "ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings",

note = "2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001 ; Conference date: 06-05-2001 Through 09-05-2001",

}

Doboli, A & Vemuri, R 2001, Hierarchical performance optimization for synthesis of linear analog systems. in ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings., 922077, ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings, vol. 5, IEEE Computer Society, pp. 431-434, 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001, Sydney, NSW, Australia, 05/6/01. https://doi.org/10.1109/iscas.2001.922077

Hierarchical performance optimization for synthesis of linear analog systems. / Doboli, Alex; Vemuri, Ranga.
ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. IEEE Computer Society, 2001. p. 431-434 922077 (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings; Vol. 5).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - Hierarchical performance optimization for synthesis of linear analog systems

AU - Doboli, Alex

AU - Vemuri, Ranga

PY - 2001

Y1 - 2001

N2 - This paper presents a hierarchical performance optimization method for high level synthesis of analog systems. The goal is to minimize silicon area while meeting design constraints i.e. AC behavior, op amp gains, slew-rate, power etc. The technique is organized as two successive steps: (1) gain distribution for assigning gains to circuits; and (2) actual performance optimization for finding design parameters that minimize area, realize the assigned circuit gains and meet imposed design constraints. Our experiments show that the proposed method successfully synthesizes analog designs such as filters or communication systems in a reasonable length of time.

AB - This paper presents a hierarchical performance optimization method for high level synthesis of analog systems. The goal is to minimize silicon area while meeting design constraints i.e. AC behavior, op amp gains, slew-rate, power etc. The technique is organized as two successive steps: (1) gain distribution for assigning gains to circuits; and (2) actual performance optimization for finding design parameters that minimize area, realize the assigned circuit gains and meet imposed design constraints. Our experiments show that the proposed method successfully synthesizes analog designs such as filters or communication systems in a reasonable length of time.

UR - https://www.scopus.com/pages/publications/0034997870

U2 - 10.1109/iscas.2001.922077

DO - 10.1109/iscas.2001.922077

M3 - Conference contribution

AN - SCOPUS:0034997870

SN - 0780366859

SN - 9780780366855

T3 - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

SP - 431

EP - 434

BT - ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings

PB - IEEE Computer Society

T2 - 2001 IEEE International Symposium on Circuits and Systems, ISCAS 2001

Y2 - 6 May 2001 through 9 May 2001

ER -

Doboli A, Vemuri R. Hierarchical performance optimization for synthesis of linear analog systems. In ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings. IEEE Computer Society. 2001. p. 431-434. 922077. (ISCAS 2001 - 2001 IEEE International Symposium on Circuits and Systems, Conference Proceedings). doi: 10.1109/iscas.2001.922077

Hierarchical performance optimization for synthesis of linear analog systems

Abstract

Publication series

Conference

Access to Document

Other files and links

Fingerprint

Cite this