Abstract
In this paper, we investigate the impact of the granularity of the power distribution for accurately predicting semiconductor chip temperature fields. Specifically, we calculate the transfer functions between power distributions and resulting temperature maps for various microprocessor packages and cooling conditions, which establish a minimum granularity required for accurate thermal analysis. The purpose of this paper is twofold: First, we like to provide some general guidelines for the impact of different power granularities on the global chip temperatures and second we intend to spike a broader discussion about to which extent small heating effects can affect chip temperatures for circuits under full operation. As such this work is not only beneficial for package and cooling solution engineering but is also important to circuit designers and computer architects in their battle against hotspots in microprocessors.
| Original language | English |
|---|---|
| Pages (from-to) | 211-215 |
| Number of pages | 5 |
| Journal | IEEE Transactions on Components and Packaging Technologies |
| Volume | 31 |
| Issue number | 1 |
| DOIs | |
| State | Published - Mar 2008 |
Keywords
- Fast Fourier transform (FFT)
- Heat transfer
- Microprocessors
- Power granularity
- Power management
- Thermal management
- White noise
Fingerprint
Dive into the research topics of 'Investigation of the impact of power granularity on chip thermal modeling using white noise analysis'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver