Skip to main navigation Skip to search Skip to main content

Modeling of perimeter-gated silicon avalanche diodes fabricated in a standard single-well CMOS process

  • University of Maryland, College Park

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations
Original languageEnglish
Title of host publication2009 International Semiconductor Device Research Symposium, ISDRS '09
DOIs
StatePublished - 2009
Event2009 International Semiconductor Device Research Symposium, ISDRS '09 - College Park, MD, United States
Duration: Dec 9 2009 → Dec 11 2009

Publication series

Name2009 International Semiconductor Device Research Symposium, ISDRS '09

Conference

Conference2009 International Semiconductor Device Research Symposium, ISDRS '09
Country/TerritoryUnited States
CityCollege Park, MD
Period12/9/09 → 12/11/09

Fingerprint

Dive into the research topics of 'Modeling of perimeter-gated silicon avalanche diodes fabricated in a standard single-well CMOS process'. Together they form a unique fingerprint.

Cite this