Skip to main navigation Skip to search Skip to main content

Shielding methodologies in the presence of power/ground noise

  • University of Rochester

Research output: Contribution to journalArticlepeer-review

39 Scopus citations

Abstract

Design guidelines for shielding in the presence of power/ground (P/G) noise are presented in this paper. The effect of P/G noise on crosstalk is analyzed for different line lengths, line widths, and interconnect driver resistances. Considering the P/G noise, a shield line can degrade rather than enhance signal integrity due to increased P/G noise coupling on the victim line. A 2π RLC interconnect model is used to investigate the effects of both coupling capacitance and mutual inductance on the crosstalk noise. Physical spacing and shield insertion are compared in terms of the coupling noise on the victim line for several technology nodes. Boundary conditions are also provided to determine the effective range of spacing and shield insertion in the presence of P/G noise. Additionally, the effects of technology scaling on P/G noise and shielding efficiency are discussed, and related design tradeoffs are addressed.

Original languageEnglish
Article number5535241
Pages (from-to)1458-1468
Number of pages11
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number8
DOIs
StatePublished - Aug 2011

Keywords

  • Coupling capacitance
  • crosstalk noise
  • crosstalk reduction techniques
  • dI/dt noise
  • interconnect
  • mutual inductance
  • power/ground (P/G) noise
  • shield insertion
  • spacing

Fingerprint

Dive into the research topics of 'Shielding methodologies in the presence of power/ground noise'. Together they form a unique fingerprint.

Cite this